



1 / 16

FIG. 1




2 / 16

FIG. 2




3 / 16

FIG. 3



4 / 16

FIG. 4



5 / 16

FIG. 5






FIG. 6




6 / 16



7 / 16

FIG. 8



8 / 16

FIG. 9






FIG. 10



The schematic diagram illustrates the 4T1C1B1L1P1 architecture, organized into a grid of 4 columns and 4 rows of circuit blocks. The rows are labeled MWD0, MWD1, MWD[n], YEQ, and YR0_N, YR1_N, YR2_N, YR3_N. The columns are labeled BB0U, BB1U, BB2U, BB3U. Each block contains a circuit diagram with transistors and capacitors. The blocks are labeled MC, BPC, and LAMP. The output nodes are labeled nodeA0, nodeA1, nodeA2, and nodeA3.


11 / 16

FIG. 12



12 / 16

FIG. 13



13 / 16

FIG. 14






FIG. 15

MEMORY CELL SECTIONS: V_{LH}




14 / 16

FIG. 16



15 / 16

FIG. 17



16 / 16

FIG. 18

